

Dell/Compal LA-L613P


HDS70 Schematic Document

Horizon MLK 17

(Alder Lake P with nVIDIA GN20-E)

EngR
2021-11-25
Rev: 1.0 (A00)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-L613P	Rev 0.3
				Date:	Thursday, November 25, 2021	Sheet 1 of 121



Board ID Table for AD channel

Vcc		3.1V +/- 1%			
Ra		100K +/- 1%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.000V	0x00 - 0x17
1	12K +/- 1%	0.323V	0.332V	0.342V	0x18 - 0x1E
2	15K +/- 1%	0.393V	0.404V	0.416V	0x1F - 0x25
3	20K +/- 1%	0.503V	0.517V	0.531V	0x26 - 0x30
4	27K +/- 1%	0.642V	0.659V	0.676V	0x31 - 0x3A
5	33K +/- 1%	0.750V	0.769V	0.789V	0x3B - 0x45
6	43K +/- 1%	0.910V	0.932V	0.955V	0x46 - 0x53
7	56K +/- 1%	1.088V	1.112V	1.138V	0x54 - 0x64
8	75K +/- 1%	1.300V	1.329V	1.357V	0x65 - 0x76
9	100K +/- 1%	1.519V	1.550V	1.581V	0x77 - 0x88
10	130K +/- 1%	1.720V	1.752V	1.785V	0x89 - 0x96
11	160K +/- 1%	1.874V	1.908V	1.941V	0x97 - 0xA3
12	200K +/- 1%	2.032V	2.067V	2.101V	0xA4 - 0xAF
13	240K +/- 1%	2.153V	2.188V	2.223V	0xB0 - 0xBF
14	270K +/- 1%	2.227V	2.262V	2.297V	0xB8 - 0xBF
15	330K +/- 1%	2.344V	2.37V	2.413V	0xC0 - 0xC9
16	430K +/- 1%	2.480V	2.515V	2.550V	0xCA - 0xD4
17	560K +/- 1%	2.596V	2.630V	2.665V	0xD5 - 0xDD
18	750K +/- 1%	2.701V	2.735V	2.769V	0xDE - 0xE6
19	1.2M +/- 1%	2.829V	2.862V	2.895V	0xE7 - 0xFF

PCIE CLK table

PCIE CLK	PCB Revision
0	GPU
1	
2	
3	SSD1
4	SSD2
5	LAN
6	WLAN
7	

Board ID table

NV	PCB Revision (HDS70)
GN20	
2	EVT-1
6	DVT-1
10	DVT-2
14	Pilot

Voltage Rails

Power Plane	Description	S0	S0ix	S4 / S5
+19V_VIN	Adapter power supply	N/A	N/A	N/A
+12.6VB_BATT	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A
+VCC_CORE	Processor Core power rail	ON	OFF	OFF
+VCC_GT	Processor graphics power rail	ON	OFF	OFF
+VCCIN_AUX	Processor AUX power rail	ON	ON/OFF	OFF
+1.116V_MEM	System memory power	ON	ON	OFF
+5V_BULK_DRAM	DDR5 bulk power rail	ON	ON	OFF
+1.8V_PROC	1.8V Input Power rail to Processor	ON	ON/OFF	OFF
+1.8V_PRIM	PCH Primary (I/O)	ON	ON	OFF
+3V_PRIM	PCH Primary (I/O)	ON	ON	OFF
+1.05VO_VNNBYPASS	PCH Bypass Rails	ON	ON	OFF
+1.05VO_EXTBYPASS	PCH Bypass Rails	ON	ON	OFF
+1.05V_PROC	1.05V Input rail to Processor	ON	ON	OFF
+3VALW	System +3VALW always on power rail	ON	ON	ON*
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	OFF
+3V_WLAN	+3VALW power for WLAN power rails	ON	ON	OFF
+3VS	System +3VS power rail	ON	ON	OFF
+1.8VALW	+1.8VALW power rail for PCH	ON	ON	OFF
+3VGS	+3VS power rail for GPU	ON	ON	OFF
+5VALW	System +5VALW power rail	ON	ON	ON*
+5VS	System +5VS power rail	ON	ON	OFF
+3VL_RTC	RTC power	ON	ON	ON
+3VALW_LAN	+3VALW power for LAN power rails	ON	ON	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

HSIO	USB3.2	PCIe	SATA3	Function
1	1	1		Type-A(IO/B)
2	2	2		Type-C(M/B)
3	3	3		Type-A(IO/B)
4	4	4		Card reader(IO/B)
5		5		LAN
6		6		WLAN
7		7		N/A
8		8		N/A
9		9		N/A
10		10		N/A
11		11	0	N/A
12		12	1	N/A

USB2	Function
1	TBT Type-C
2	Type-C
3	Type-A(IO/B)
4	ELC
5	Card reader(IO/B)
6	Type-A(IO/B)
7	Camera
8	N/A
9	Per Key(MCU/B)
10	WLAN+BT

PCIex4	PEG	Function
A_0	60	SSD - JSSD1
A_1		
A_2		
A_3		
B_0	62	SSD - JSSD2
B_1		
B_2		
B_3		


PCIex8	PEG	Function
0	10	GPU
1		
2		
3		
4		
5		
6		
7		





Symbol Note :



Digital Ground

Analog Ground





TOP SWAP OVERRIDE

GPP_B14 / SPKR (Internal 20 K Pull Down)

0 = Disable "Top Swap" mode. (Default)

1 = Enable "Top Swap" mode.




NO REBOOT

GPP_B18/GSPI0_MOS (Internal 20 K Pull Down)

0 = Disable "No Reboot" mode

1 = Enable "No Reboot" mode (This function is useful when running ITP/XDP).




Reserved

GPP_F7 (Weak internal PD 20K)



Reserved


GPP_F10 (Weak internal PD 20K)



BOOT STRAP 1

GPP_H0 (Weak internal PD 20K)


This is bit 1 of a total of 4-bit encoded pin straps for boot configuration.



BOOT STRAP 2

GPP_H1 (Weak internal PD 20K)

This is bit 2 of a total of 4-bit encoded pin straps for boot configuration.



BOOT STRAP 3

GPP_H2 (Weak internal PD 20K)

This is bit 3 of a total of 4-bit encoded pin straps for boot configuration.








DFXTESTMODE(ITP_PMODE)





DBG_PMODE (Internal 20 K Pull Up)

0 = DFXTESTMODE ENABLED


1 = DFXTESTMODE DISABLED(DEFAULT)








Diff 15#1





2021-03-05, Follow HorizonIS to add PROCHOT circuit.










PCIe SSD x 4 lane
PCIe Gen4



Security Classification	Compul Secret Data		Title		Rev
Issued Date	2021/02/27	Deciphered Date	2022/12/31	ADI-P(7/13)PCIE,USB LA-L613P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF THE R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev
Date:	1/14/2022	Sheet	12	of	121






1.Route the Alert signal between the Clock and the Data signals.



CAD Note:

- 1.Place the PUs resistors close to CPU. And breakout as 2 traces.
- 2.Place the PU resistors close to CPU




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2021/02/27		Deciphered Date		2022/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						ADL-P(9/13)CPU PWR,SVID					
						Size		Document Number		Rev	
						LA-L613P				0.3	
						Date:		Thursday, November 25, 2021		Sheet 14 of 121	

Primary side Cap
2x 1uF 0402
Secondary Side Cap
4x 1uF 0402
3x 10uF 0402




EMC CAPS - PLACE <4MM FROM SOC VDDQ, WITH EACH PAIR <12MM APART




DVT2_17

Diff 15'#1



Diff 15'#2








Need to check PDG Output Current



Symbol	Parameter	Segment	Minimum	Typical	Maximum	Units	Notes 1,2,5
VCC1P8_PROC	Processor Power Rail voltage support PCIe (PHY)	S/P Processor Lines	—	1.8	—	V	3
ICCMAX_1P8_PROC	Maximum Current for VCC1P8_PROC	P-Processor Line	—	—	100	mA	4


Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2021/02/27		Deciphered Date		2022/12/31		Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						ADL-P(10/13)CPU PWR		Rev 0.3
Date:		Thursday, November 25, 2021		Sheet		15		of 121

2021-2-24 follow Horizon15 to add 12pF *12 for FIVR solution as RF demand.



www.repairlap.com

Security Classification		Compal Secret Data		Document Number	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	LA-L613P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				LA-L613P	1.3
				Date	Thursday, November 25, 2021
				Sheet	16 of 121



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2021/02/27		Deciphered Date		2022/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				ADL-P(13/13)RSVD					
				Size			Document Number		Rev 0.3
				LA-L613P					
				Date:		Thursday, November 25, 2021			
				Sheet		18 of 121			

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, November 25, 2021
				Sheet	19 of 121
				Rev	0.3
				LA-L613P	

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, November 25, 2021
				Sheet	20 of 121
				Rev	0.3
				LA-L613P	

Reserve

Security Classification		Compal Secret Data			Compal Electronics, Inc.			
Issued Date		2021/02/27		Deciphered Date		2022/12/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Title			
					Reserve			
					Size	Document Number		Rev
						LA-L613P		0.3
Date:		Thursday, November 25, 2021		Sheet	21	of	121	

VRAM X76 BOM

ZZZ2 X76V5G0@
ALT. GROUP PARTS VRAM 6G SAM HDS70 X76B131LB
Samsung 6GB

ZZZ2 X76VM60@
ALT. GROUP PARTS VRAM 6G MIC HDS70 X76B131LB
Micron 6GB

ZZZ2 X76VH60@
ALT. GROUP PARTS VRAM 6G HYN HDS70 X76B131LB
Hynix 6GB

ZZZ2 X76V8G0@
ALT. GROUP PARTS VRAM 8G SAM HDS70 X76B131LB
Samsung 8GB

ZZZ2 X76VM80@
ALT. GROUP PARTS VRAM 8G MIC HDS70 X76B131LB
Micron 8GB

ZZZ2 X76VH80@
ALT. GROUP PARTS VRAM 8G HYN HDS70 X76B131LB
Hynix 8GB

ZZZ2 X76V16G_16@
ALT. GROUP PARTS VRAM 16G SAM E6E8 HDS70 X76B131LB
Samsung 16GB 16chps

ZZZ2 X76V16G@
ALT. GROUP PARTS VRAM 16G SAM HDS70 X76B131LB
Samsung 16GB

8G bit GDDR6 GN20-E3					
Micron 6G Byte		Samsung 6G Byte		Hynix 6G Byte	
R1 SA0000BND6L	R3 SA0000BND7L	R1 SA0000C625L	R3 SA0000C626L	R1 SA0000DUW0L	R3 SA0000DUW1L
UM11 VM6R1@ UM3 VM6R1@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM12 VM6R1@ UM4 VM6R1@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM5 VM6R1@ MT61K256M32JE-14.A SA0000BNDL UM10 VM6R1@ MT61K256M32JE-14.A SA0000BNDL	UM11 VM6R3@ UM3 VM6R3@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM12 VM6R3@ UM4 VM6R3@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM5 VM6R3@ MT61K256M32JE-14.A SA0000BNDL UM10 VM6R3@ MT61K256M32JE-14.A SA0000BNDL	UM11 VS6R1@ UM3 VS6R1@ KAZ280325BC-HC14 SA0000C625L KAZ280325BC-HC14 SA0000C625L UM12 VS6R1@ UM4 VS6R1@ KAZ280325BC-HC14 SA0000C625L KAZ280325BC-HC14 SA0000C625L UM5 VS6R1@ KAZ280325BC-HC14 SA0000C625L UM10 VS6R1@ KAZ280325BC-HC14 SA0000C625L	UM11 VS6R3@ UM3 VS6R3@ KAZ280325BC-HC14 SA0000C626L KAZ280325BC-HC14 SA0000C626L UM12 VS6R3@ UM4 VS6R3@ KAZ280325BC-HC14 SA0000C626L KAZ280325BC-HC14 SA0000C626L UM5 VS6R3@ KAZ280325BC-HC14 SA0000C626L UM10 VS6R3@ KAZ280325BC-HC14 SA0000C626L	UM11 VH6R1@ UM3 VH6R1@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM12 VH6R1@ UM4 VH6R1@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM5 VH6R1@ H56CBH24AIR-S2C SA0000DUWL UM10 VH6R1@ H56CBH24AIR-S2C SA0000DUWL	UM11 VH6R3@ UM3 VH6R3@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM12 VH6R3@ UM4 VH6R3@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM5 VH6R3@ H56CBH24AIR-S2C SA0000DUWL UM10 VH6R3@ H56CBH24AIR-S2C SA0000DUWL
8G bit GDDR6 GN20-E6					
Micron 8G Byte		Samsung 8G Byte		Hynix 8G Byte	
R1 SA0000BND6L	R3 SA0000BND7L	R1 SA0000C625L	R3 SA0000C626L	R1 SA0000DUW0L	R3 SA0000DUW1L
UM11 VM8R1@ UM3 VM8R1@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM12 VM8R1@ UM4 VM8R1@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM5 VM8R1@ UM1 VM8R1@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM10 VM8R1@ UM5 VM8R1@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL	UM11 VM8R3@ UM3 VM8R3@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM12 VM8R3@ UM4 VM8R3@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM5 VM8R3@ UM1 VM8R3@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL UM10 VM8R3@ UM5 VM8R3@ MT61K256M32JE-14.A SA0000BNDL MT61K256M32JE-14.A SA0000BNDL	UM11 VS8R1@ UM3 VS8R1@ KAZ280325BC-HC14 SA0000C625L KAZ280325BC-HC14 SA0000C625L UM12 VS8R1@ UM4 VS8R1@ KAZ280325BC-HC14 SA0000C625L KAZ280325BC-HC14 SA0000C625L UM5 VS8R1@ UM1 VS8R1@ KAZ280325BC-HC14 SA0000C625L KAZ280325BC-HC14 SA0000C625L UM10 VS8R1@ UM5 VS8R1@ KAZ280325BC-HC14 SA0000C625L KAZ280325BC-HC14 SA0000C625L	UM11 VS8R3@ UM3 VS8R3@ KAZ280325BC-HC14 SA0000C626L KAZ280325BC-HC14 SA0000C626L UM12 VS8R3@ UM4 VS8R3@ KAZ280325BC-HC14 SA0000C626L KAZ280325BC-HC14 SA0000C626L UM5 VS8R3@ UM1 VS8R3@ KAZ280325BC-HC14 SA0000C626L KAZ280325BC-HC14 SA0000C626L UM10 VS8R3@ UM5 VS8R3@ KAZ280325BC-HC14 SA0000C626L KAZ280325BC-HC14 SA0000C626L	UM11 VH8R1@ UM3 VH8R1@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM12 VH8R1@ UM4 VH8R1@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM5 VH8R1@ UM1 VH8R1@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM10 VH8R1@ UM5 VH8R1@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL	UM11 VH8R3@ UM3 VH8R3@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM12 VH8R3@ UM4 VH8R3@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM5 VH8R3@ UM1 VH8R3@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL UM10 VH8R3@ UM5 VH8R3@ H56CBH24AIR-S2C SA0000DUWL H56CBH24AIR-S2C SA0000DUWL
16G bit GDDR6 GN20-E8			16G bit GDDR6 GN20-E7		
Samsung 16G Byte (16Gbps)			Samsung 16G Byte		
R1 SA0000DY12L	R3 SA0000DY13L		R1 SA0000CBG0L	R3 SA0000CBG2L	
UM11 VN516R1@ UM3 VN516R1@ KAZAF325BM-HC16 SA0000DY12L KAZAF325BM-HC16 SA0000DY12L UM12 VN516R1@ UM4 VN516R1@ KAZAF325BM-HC16 SA0000DY12L KAZAF325BM-HC16 SA0000DY12L UM5 VN516R1@ UM1 VN516R1@ KAZAF325BM-HC16 SA0000DY12L KAZAF325BM-HC16 SA0000DY12L UM10 VN516R1@ UM2 VN516R1@ KAZAF325BM-HC16 SA0000DY12L KAZAF325BM-HC16 SA0000DY12L	UM11 VN516R3@ UM3 VN516R3@ KAZAF325BM-HC16 SA0000DY13L KAZAF325BM-HC16 SA0000DY13L UM12 VN516R3@ UM4 VN516R3@ KAZAF325BM-HC16 SA0000DY13L KAZAF325BM-HC16 SA0000DY13L UM5 VN516R3@ UM1 VN516R3@ KAZAF325BM-HC16 SA0000DY13L KAZAF325BM-HC16 SA0000DY13L UM10 VN516R3@ UM2 VN516R3@ KAZAF325BM-HC16 SA0000DY13L KAZAF325BM-HC16 SA0000DY13L		UM11 VS16R1@ UM3 VS16R1@ KAZAF325BM-HC14 SA0000CBG0L KAZAF325BM-HC14 SA0000CBG0L UM12 VS16R1@ UM4 VS16R1@ KAZAF325BM-HC14 SA0000CBG0L KAZAF325BM-HC14 SA0000CBG0L UM5 VS16R1@ UM1 VS16R1@ KAZAF325BM-HC14 SA0000CBG0L KAZAF325BM-HC14 SA0000CBG0L UM10 VS16R1@ UM2 VS16R1@ KAZAF325BM-HC14 SA0000CBG0L KAZAF325BM-HC14 SA0000CBG0L	UM11 VS16R3@ UM3 VS16R3@ KAZAF325BM-HC14 SA0000CBG2L KAZAF325BM-HC14 SA0000CBG2L UM12 VS16R3@ UM4 VS16R3@ KAZAF325BM-HC14 SA0000CBG2L KAZAF325BM-HC14 SA0000CBG2L UM5 VS16R3@ UM1 VS16R3@ KAZAF325BM-HC14 SA0000CBG2L KAZAF325BM-HC14 SA0000CBG2L UM10 VS16R3@ UM2 VS16R3@ KAZAF325BM-HC14 SA0000CBG2L KAZAF325BM-HC14 SA0000CBG2L	

WLAN

UWL1
AX111 E2W GN VXE2
PC000000CHL
GFP4@
GFP4

UWL1
INTEL AX211 D2WD NVX W/BT
PC000000CHL
GFP2@
GFP2

CPU

UC1
S I/O F18071504786105 SRLD1 L0 2.5G A31 !
SRLD1@
MP R3 - 6+8 I7-12700H

UC1
S I/O F18071504786105 SRLD1 L0 2.5G A31 !
SRLD1@
MP R3 - 6+8 I9-12900H

UC1
S I/O F18071504786105 SRLD3 L0 2.5G A31 !
SRLD3@
MP R3 - 6+8 I9-12900HK

HDMI LOGO

UHM1
HDMI W/LOGO + HDCP
PC00000039M

BB

URT1
JHL8040R QURW A1
SA0000CAH10
TB1@
R1

URT1
JHL8040R SLMN7 A1
SA0000CAH10
TB1@
R3

EC

UE5
K85542G-F VFBGA124
EC@
R1

PCB

ZZZ
LA-1613P
DA0000B011
PCB@
GN20-E3 MP




U01
S I/O GN20-E3-A1 FCBGA 2714 GPU A31 !
S I/O GN20-E3-A1 FCBGA 2714 GPU A31 !
GN20_E3@
GN20-E7 MP

GPU


U01
S I/O GN20-E6-A1 FCBGA 2714 GPU A31 !
S I/O GN20-E6-A1 FCBGA 2714 GPU A31 !
GN20_E6@
GN20-E6 MP R3

U01
S I/O GN20-E8-A1 FCBGA 2714 GPU A31 !
S I/O GN20-E8-A1 FCBGA 2714 GPU A31 !
GN20_E8@
GN20-E8 MP R3

Layout Note:
Place near JDIMM2.257,259



PLACE THE CAP WITHIN 200 MILS FROM THE SODIM



www.repairlap.com





Security Classification		Compel Secret Data		Title	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	DDR5 DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT. THIS SHEET IS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION ON THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Drawing Number LA-L613P	1.3
Date:	Issued	24	2021	Sheet	24


Diff 15'#1







Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		Reserve	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	0.3
				Date:	Thursday, November 25, 2021	Sheet	25 of 121

Diff 15'#1

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-L613P	0.3
				Date:	Thursday, November 25, 2021	Sheet 26 of 121







The schematic diagram illustrates the PCB layout for the SDA000 module. The layout is organized into sections labeled STAGE0 through STAGE5. The SDA000 module is connected to a common ground and has several pins labeled CPU ROM CS, CPU ROM SI, CPU ROM SO, and CPU ROM CLK. The PCB is labeled with dimensions and a scale bar.




Table 1. GN20-E8 GDDR6 Recommended Memories

Table 1. GN20-E8 GDDR6 Recommended Memories

Notes:

- 1 Refer to the *GN20-E8/E6 Refresh GeForce Product Specification* for memory voltages and clocks.
- 2 Before the date code is available, the Samsung memory is screened for 17.0 Gbps @ 1.2V support. The Samsung memory is identified by the letters "SPL", which are inserted before the seven digits in its lot ID.
- 3 GN20-E8 will be single sourced for the foreseeable future until further notice from NVIDIA.
- 4 For GN20-E8, the maximum allowable memory case temperature is 95 °C.

Table 2. GN20-E7 GDDR6 Recommended Memories

Notes:

- 1 Refer to the *GN20-E GeForce Product Specification* for memory voltages and clocks.
- 2 Before the date code is available, the Samsung memory is screened for 11 Gbps @ 1.2V support. The Samsung memory is identified by the letters "SPL", which are inserted before the seven digits in its lot ID.
- 3 Higher-speed grade memory devices can be used on GN20-E7 GPU designs in accordance with written waivers from the memory vendors. An acceptable waiver should indicate that the higher-speed grade memory can be used as a substitute for lower-speed memory without any changes to spec parameters, including but not limited to timing, BIOS, and voltage.
- 4 GN20-E7 will be single sourced for the foreseeable future until further notice from NVIDIA.
- 5 For GN20-E7, the maximum allowable memory case temperature is 92°C.

Table 3. GN20-E6 GDDR6 Recommended Memories

Notes:

- ¹ Refer to the *GN20-E8/E6 Refresh GeForce Product Specification* for memory voltages and clocks.
- ² Before the date code is available, the Samsung memory is screened for 12 Gbps @ 1.2V support. The Samsung memory is identified by the letters "SPL", which are inserted before the seven digits in its lot ID.
- For GN20-E6, the maximum allowable memory case temperature is 95 °C.

Table 5. GN20-E3 GDDR6 Recommended Memories

Notes:

- 1 Refer to the *GN20-E GeForce Product Specification* for memory voltages and clocks.
- 2 Before the date code is available, the Samsung memory is screened for 11 Gbps @ 1.2V support. The Samsung memory is identified by the letters "SPL" which are inserted before the seven digits in its lot ID.
- 3 Before the date code is available, the Micron memory is screened for 11 Gbps @ 1.2V support. The Micron memory will include the words "GDDR6 1.2V @ 11 Gbps" in the label.
- 4 For GN20-E3, the maximum allowable memory case temperature is 95 °C.

Strap to PCH

STRAPS_PCH	GPU DID
L	NON-GS
H	GSYNC





Table 9.3 RAMCFG


Strap Drive Test Results		HAMC Resulting Number	
STRAP1	STRAP2	STRAP1	STRAP2
L	L	L	0 (0x0000)
L	L	M	1 (0x0001)
L	L	H	2 (0x0002)
L	M	M	3 (0x0003)
M	L	H	4 (0x0004)
H	L	M	5 (0x0005)
H	M	H	6 (0x0006)
M	M	L	7 (0x0007)
L	L	M	8 (0x0008)
L	M	M	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	M	13 (0x000D)
M	L	H	14 (0x000E)
M	M	L	15 (0x000F)

Table 9.3 RAMCFG

Serap Paye Win Title			RAMCIS Setting Number	
STRA1	STRA2	STRA3	(Use Memory RVL for memory configs corresponding to these numbers)	
H	L	M	14 (0x0010)	
H	M	L	17 (0x0011)	
H	M	H	18 (0x0012)	
H	H	L	19 (0x0013)	
L	M	M	20 (0x0014)	
M	L	M	21 (0x0015)	
M	M	L	22 (0x0016)	
M	M	H	23 (0x0017)	
M	L	H	24 (0x0018)	
H	M	M	25 (0x0019)	
H	M	H	26 (0x001A)	




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2021/02/27	Deciphered Date	2022/12/31		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					NV(6/8) GND, RFUs		
					Size	Document Number	Rev
					LA-L613P		6.3
Date: Thursday, November 25, 2021					Sheet	32 of 121	



FBVDDQ_GPU


Under GPU

Near GPU




www.repairlap.com


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title	NV(8/8) GPU DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, November 25, 2021
				Sheet	34 of 121
				Rev	0.3




UM11











UM12









UM9



UM10













UM3


UM4

UM1


UM2





LCD power control







LCD backlight power control



CAMERA POWER



Diff 15'#1
EngR_7

CV7192 close to UV71











Refer Viper 20191120 DDS and GSYNC

<30> GSYNC# RV979 1 2 0.0201 5% DDS_DETECT_R# <58>




"17 ONLY"
Diff 15#1







Main Func = EDP MUX



Diff 15#1




Diff 15#2




Diff 15#3

NDDS : Mshybrid mode
DDS_Detect Control close UV21




Diff 15#5

SW	EDP_SW
0 (Default)	CPU
1	DGFF




Diff 15#4


Main Func = DDS














Main Func = DDS Auto Detect



DDS_Detect





(L11) DG_P1_RST#:
For PD based systems, DG_P1_RST# should be output from PD.
For TCPC based systems, DG_P1_RST# should be output from SOC/EC.

(B10) FORCE_PWR: Connect to PD/PCH for FW update
'0' - by default
'1' - for debug only

(A9) DG_FLASH_BUSY#: connection to PU

(A4) DG_FLASH_SHARE_EN (iPU):
'0' - Flash isn't shared. 1 Flash per Re-timer. Tied low.
'1' - Flash is shared between 2 Re-timers.


(A5) DG_FLASH_MSTR_SLV (iPU):
'0' - Set Re-timer to be Slave on shared flash SPI I/F.
'1' - Set Re-timer to be Master on shared flash SPI I/F.

(A8) DG_POC_GPIO06:
'0' - Reserved for debug
'1' - Indication to S0 state for Re-timer


CC797 near Pin18




CC243 / CC244 near Pin25








CC245 / CC246 near Pin9




CC252, CC253, CC254, CC255 shall be respectively placed close to PIN 5, PIN12, PIN27 and PIN33



CC791, CC792 shall be respectively placed close to PIN 39, PIN45




Analogix Semi



CT735, CT736 close to PIN1



CT405, CT738, CT739, CT740 shall be respectively placed close to PIN 2, PIN15, PIN26, PIN49



CT741, CT742 close to PIN2, PIN15









Table 6. Complete Function Table									
SAI	SBI	SAB	SBO	OUTA0	OUTA1	OUTB0	OUTB1	FUNCTIONAL MODE	
0	0	0	0	INB	---	INA	---	Crosspoint, 1-channel 1:4 mux	
0	0	0	1	INB	---	INA	---	1-channel 1:4 mux	
0	0	1	0	INB	INA	---	---	1-channel 1:4 mux	
0	0	1	1	INB	INA	---	---	1-channel 1:4 mux	
0	1	0	0	INB	---	INA	---	Fan-out 1:2 configuration	
0	1	0	1	INB	---	INA	---	Fan-out 1:2 configuration	
0	1	1	0	INB	INB	---	---	Fan-out 1:2 configuration	
0	1	1	1	INB	INB	---	---	Fan-out 1:2 configuration	
1	0	0	0	INA	---	INA	---	Fan-out 1:2 configuration	
1	0	0	1	INA	---	INA	---	Fan-out 1:2 configuration	
1	0	1	0	INA	INA	---	---	Fan-out 1:2 configuration	
1	0	1	1	INA	INA	---	---	Fan-out 1:2 configuration	
1	1	0	0	INA	---	INB	---	Crosspoint, 2-channel 1:2 mux, 1-channel 1:4 mux	
1	1	0	1	INA	---	INB	---	2-channel 1:2 mux, 1-channel 1:4 mux	
1	1	1	0	INA	---	INB	---	2-channel 1:2 mux, 1-channel 1:4 mux	
1	1	1	1	INA	---	INB	---	2-channel 1:2 mux, 1-channel 1:4 mux	

USB only on TBT_A_TOP_P/N
USB on TBT_A_TOP_P/N;
DDM on TBT_A_TOP_P/N
USB only on TBT_A_BOT_P/N
USB on TBT_A_BOT_P/N;
DDM on TBT_A_BOT_P/N



Flash PD EEPROM




Table 2. Decoding of ADCIN1 and ADCIN2 Pins (continued)

MIN	Target	MAX	Without using R ₁ -R ₂	ADCINx decoded value
0.0723	0.1074	0.1425	NA	2
0.1425	0.1889	0.2372	NA	3
0.2372	0.3022	0.3671	NA	4
0.3671	0.5398	0.7084	NA to LDO_VS	5
0.7084	0.9062	0.9950	NA	6
0.9950	0.9950	1.0	NA to LDO_VS	7

ADCIN1_PD: 200K/210K±0.5%, Decode Value : 7
 ADCIN2_PD: Tie to LDO_VS, Decode Value : 5
 I2C Address #1
 Port A 0x40/41 R/W available during boot
 Port B 0x44/45 R/W

8/7 modify












Table 6. PC Default Slave Address for I2C_EC_SCL/SDA.

PC address Index (Decoded from ADCIN1 and ADCIN2)	Port	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Available During BOOT
#1	A	0	1	0	0	0	0	0	0	Always
#2	B	0	1	0	0	0	1	0	0	Always
#3	A	0	1	0	0	0	0	1	0	Always
#4	B	0	1	0	0	0	1	1	0	Always
#5	A	0	1	0	0	0	0	0	1	Always
#6	B	0	1	0	0	0	1	1	1	Always
#7	A	0	1	0	0	0	0	1	1	Always
#8	B	0	1	0	0	0	1	1	1	Always

Table 7. Device Configuration using ADCIN1 and ADCIN2.


ADCIN1 decoded value (1)	ADCIN2 decoded value (2)	PC address Index (3)	Dead Battery Configuration
5	5	#1	AlwaysEnableSink: The device always enables the sink path regardless of the amount of current the attached source is offering. USB PD is disabled until configuration is loaded.
2	0	#2	
1	0	#3	
7	4	#1	SinkRequires 3.0A: The device only enables the sink path if the attached source is offering at least 3.0A. USB PD is disabled until configuration is loaded.
4	4	#2	
3	0	#3	
2	7	#4	
7	6	#1	SinkRequires 1.5A: The device only enables the sink path if the attached source is offering at least 1.5A. USB PD is disabled until configuration is loaded.
6	6	#2	
6	5	#3	
6	7	#4	
7	0	#1	SafeMode: The device does not enable the sink path. USB PD is disabled until configuration is loaded. Note that the configuration could not fall back into a source-only mode.
0	0	#2	
6	0	#3	
5	7	#4	

Type-C port A conn.






Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title <i>Reserve</i>			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.3	
				LA-L613P			
				Date:	Thursday, November 25, 2021	Sheet	48 of 121













Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2021/02/27		Deciphered Date		2022/12/31		Title			
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</div>								Reserve			
								Size	Document Number	Rev	
									LA-L613P	0.3	
								Date:	Thursday, November 25, 2021	Sheet	49



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve			
				Size	Document Number	Rev	0.3
				LA-L613P			
				Date:	Thursday, November 25, 2021	Sheet	50 of 121

"17 ONLY"
Diff 15'#1

Diff 15'#1



www.repairlap.com

Security Classification	Compal Secret Data		Title	
Issued Date	2021/06/27	Deciphered Date	2022/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPACT DIVISION OF R&D TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. OR TO ANY OTHER PERSON. THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title WLAN (non/ CNVi)(KEY E) LOA-L613P	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	53 of 121

























Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	54 of 121







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	55 of 121

Verb table configures as 1 ID mode with internal 47K pull high to save external r80M.






Main Func = EC ENE-KC3810



Main Func = FAN_EN(Reserve only)

"17 ONLY"
Diff 15\'#2





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	60 of 121


SMBUS Address [0x44]

ADL-P

EF43







EH43

SMBUS Address [0xB8/0xB9]


KBC
KB9542G-B

www.repairlap.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-L613P
				Rev. 0.3
				Date: Thursday, November 25, 2021 Sheet 61 of 121




	S0	S3	S4	S5
AC IN (battery low)	ON	ON	ON	ON
AC IN (battery full)	ON	ON	OFF	OFF
BATT only	ON	ON	OFF	OFF



Per Key MCU board pin define





Pin1~5	+5VS_2
Pin6~7	+5VS_TP_LED
Pin8	+3VS
Pin9	+3S_TOUCH
Pin10	+3.3V_PWRSRC_IN
Pin11	GND
Pin12	D-
Pin13	D+
Pin14~15	GND
Pin16	I2C_INT
Pin17	I2C_CLK(EC)
Pin18	I2C_DAT(EC)
Pin19	LDO_EN
Pin20~22	GND
Pin23	I2C_CLK
Pin24	I2C_DAT
Pin25	GND
Pin26	I2C_0_SDA
Pin27	I2C_0_SCL
Pin28	TP_INT#
Pin29	PTP_LED_CLOSE#
Pin30	TP_DATA
Pin31	TP_CLK
Pin32	LID_SW#




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title	ELC (3) KBBL/Per Key
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-L613P	
				Date:	Thursday, November 25, 2021
				Sheet	64 of 121
				Rev	0.3



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	65 of 121





Fintek thermal sensor--> CPU core, DIMM



Address 1001_101xb
2nd source
SA000029210-->EMC1403-2-AIZL-TR





REMOTE1,2 (+/-):
Trace width/space:10/10 mil
Trace length:<8"



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
LA-L613P				1A-L613P	0.3
Date: Thursday, November 25, 2021				Sheet	66 of 121



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	67 of 121





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	69 of 121



Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2021/02/27		Deciphered Date		2022/12/31		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev
									LA-L613P	0.3
								Date: Thursday, November 25, 2021		








Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	71 of 121



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet	72 of 121

USB charge for DC S5



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2021/02/27				Title			
Deciphered Date				2022/12/31				10/B			
Document Number				LA-L613P				Rev			
Date				Thursday, November 25, 2021				Sheet			
73				of				121			




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title	Reserve	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-L613P	Rev 0.3
				Date:	Thursday, November 25, 2021	Sheet 74 of 121




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-L613P	0.3	
				Date: Thursday, November 25, 2021	Sheet 75 of 121	


www.repairlap.com




Main Func = Screw




PTH




Stand-off



NPTH




Fiducial Mark




CPU FAN Control circuit

Diff 15'#1




GPU FAN Control circuit

Diff 15'#2




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-L613P
				Rev
				0.3
				Date: Thursday, November 25, 2021
				Sheet 77 of 121


+3VS/+5VS_1




+3V_PRIM




+5VS_2




+1V8_RUN



+1.05V_PROC



SUS_ON (DDR EN)



MPI60

+3V_PRIM

R410 1 MPI60@2 100K 0201 5% MPI60_OVERRIDE#

+VCC_CFG_PU_OUT

RA

@R246 150_0201_1%

+1.05V_PROC

R112 51_0201_5%

<7> CPU_EAR << R214 1 MPI60@2 0 0201 5% <7> MPI60_PREQ#

RA SHOULD BE STUFFED ONLY FOR MPI60 TO XDP60 ADAPTOR COMPATIBILITY
PLACE STRAPPING RESISTOR RB WITHIN 0.25INCH OF MAIN MPI60_CFG0_N ROUTE

<7> MPI60_CPU_JTAG_TCLK
<7> MPI60_CPU_JTAG_TDI
<7> MPI60_CPU_JTAG_TMS
<7> MPI60_CPU_JTAG_TDO
<7> MPI60_CPU_JTAG_TRST#

<11,42,51,52,58,68> PLT_RST#
<7> DBG_PMODE_STRAP
<7> MPI60_PRDY#
<7> MPI60_PCH_JTAG_TCLK
<11> PM_RSMRST_PWRGD_MPI60
<5> MPI60_SPI0_IO2
<78> MPI60_OVERRIDE#

+VCC1P05_OUT_FET

DVT_36

R123 1 @ 2 0 0402 5%

+V1.05A_MPI60

1 MPI60@ C18 0.1U 0201_10V6K

JMPI60

1 MPI60_CPU_JTAG_TCLK
2 MPI60_CPU_JTAG_TDI
3 MPI60_CPU_JTAG_TMS
4 MPI60_CPU_JTAG_TDO
5 MPI60_CPU_JTAG_TRST#
6 MPI60_PMODE_STRAP
7 MPI60_PRDY#
8 MPI60_PCH_JTAG_TCLK
9 PM_RSMRST_PWRGD_MPI60
10 MPI60_SPI0_IO2
11 MPI60_OVERRIDE#
12 MPI60_PREQ#
13 MPI60_HOOK2_CPU_BOOT_STALL
14 MPI60_DEBUG
15
16
17 GND1
18 GND2
19 GND3
20 GND4

CVILU_CF8716FH0R0-05-NH CONN@ LTCX009BE00

Diff 15'#1

APS

+3VALW +3V_PRIM

JAPS1

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19 GND_1
20 GND_2


ACES_50506-01841-P01 CONN@

<11,15,62,78,85,91> PM_SLP_S3#
<11,62> PM_SLP_S5#
<11,78,88> PM_SLP_S4#
<11> PM_SLP_A#
<11,59> PCH_RTICRST#
<11,58> PBTN_OUT#
<11> SYS_RESET#
<11,58,62> PM_SLP_S0#

SYS_RESET#

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2021/02/27	Deciphered Date	2022/12/31	
Title			Debug APS, MPI60	
Size			Document Number	Rev
LA-L613P			0.3	
Date:			Thursday, November 25, 2021	Sheet 79 of 121


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2021/02/27		Deciphered Date		2022/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Reserve					
						Size		Document Number		Rev	
								LA-L613P		0.3	
						Date:		Thursday, November 25, 2021		Sheet 80 of 121	


Power Block Diagram



Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	Document Number	PWR POWER BLOCK DIAGRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Thursday, November 25, 2021	Sheet	81 of 121
				LA-L613P		Rev 0.1	

Battery connector:


- 1.BATT++
- 2.BATT++
- 3.BATT++
- 4.BATT++
- 5.CLK_SMB
- 6.DAT_SMB
- 7.BATT_PRS
- 8.SYS_PRS
- 9.GND
- 10.GND
- 11.GND
- 12.GND



OCTEK_WTB-12GCBWAB-U


battery unplug proshot

For PROCHOT




330W
VCIN1_ADP_PROCHOT= 0.54V
reset = 0.435V
240W
VCIN1_ADP_PROCHOT=0.421V
reset = 0.316V

<58,85> ADP_I







adapter unplug proshot



CPU thermal protection

VCIN0_PH
Trig = 1V
93 +/- 3 degree C
Recover = 2.28V
50 +/- 3 degree C






Adapter connector:
1.ADIPIN
2.ADIPIN
3.ADIPIN
4.ADIPIN
5.ADIPIN
6.ADIPIN
7.GND
8.GND
9.GND
10.GND
11.GND
12.GND
13.PSID
14.NC


+3.3V


Re




Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PWR Reserve for PWR		
				Size	Document Number	Rev
					LA-L613P	0.1
Date: Thursday, November 25, 2021				Sheet	85 of 121	







+1.116VP
Vout = 1.116 V
TDC 3.01A
Peak Current 4.3A
OCF 12A
Fsw 520kHz

OVP: 110%~120%
VFB=0.68V, Vout=1.116V

	TYP	MAX
H/S Rds (on)	7mohm	8.8mohm
L/S Rds (on)	2.6mohm	3.4mohm

Mode Level +0.6VSP VTTREF 1.2V
 S5 L off off
 S3 L off on
 S0 H on on

Note: S3 - sleep ; S5 - power off

+0.5VSP
Vout = 0.558 V
TDC 0 A
Peak Current 0A

+1.116VP
 JUMP@ PUM1
 JUMP_43X118
 +1.116V_MEM

Reserve

www.repairlab.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-L613P
				Date:	Thursday, November 25, 2021
				Sheet	90 of 121
				Rev	0.1

Reserve

www.repairlab.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-L613P
				Date:	Thursday, November 25, 2021
				Sheet	92 of 121
				Rev	0.1

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-L613P
				Date:	Thursday, November 25, 2021
				Sheet	93 of 121
				Rev	0.1


Reserve

www.repairlab.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-L613P
				Date:	Thursday, November 25, 2021
				Sheet	94 of 121
				Rev	0.1

Main Func = +VCCIN_AUX

+VCCIN_AUX
Vout 1.8V
IPL2 (TDC) = 17A
Peak Current = 34.2A (ICmax)
OCP 44.46 A
FSW= 600KHz



Security Classification		Compal Secret Data		Title	
Issued Date	2021/01/07	Deciphered Date	2021/01/07	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-L613P
				Date	Thursday, November 25, 2021
				Sheet	95 of 120
				Rev	0.2

www.repairlap.com

Main Func = +VCCIN_AUX DECOUPLING

Follow Intel ADL-P PDG Rev1.0
+VCCIN_AUX Output CAP :

CPU Primary Side:
330uF *1pcs
47uF_0603 *4 pcs

CPU Secondary side:
10uF_0402 *10pcs
47uF_0603 *4pcs

Compal
+VCCIN_AUX Output CAP :

CPU Primary Side:
330uF_B2 *4pcs
22uF_0603_low-noise *8 pcs

CPU Secondary side:
22uF_0603_low-noise *19 pcs


Compal (follow PDG)
+VCCIN_AUX Output CAP :

CPU Primary Side:
330uF_B2 *5pcs
47uF_0603_low-noise *4 pcs


CPU Secondary side:
10uF_0603_low-noise *10 pcs
47uF_0603_low-noise *4 pcs

For FIVR solution
15pF_0201 *6
12pF_0402 *6
on EE side (20200214)

CPU Primary Side +VCCIN_AUX




CPU Secondary side +VCCIN_AUX



Main Func = CPU (IA/GT)






+VCCCORE	+VCCGT
IPL2 = 93A	IPL2 = 25A
Peak Current = 255A(ICCmax)	Peak Current = 40A(ICCmax)
DC Load line: 2.3mohm	DC Load line: 3.2mohm
AC Load line: 2.3mohm	AC Load line: 3.2ohm
Current limit =329A(OCF)	Current limit =52A(OCF)
FSW= 540K Hz	FSW= 540K Hz



Pin Name	Pull-down R	
PWM1 / SV_ADDR_SR	18.7K	SR(mV/us):48 Main Rail SVID Address:00 A Rail SVID Address:01
PWM2 / VBOOT	10K	VBOOT(V) Main rail:0V VBOOT(V) A rail:0V Output Voltage Step:Both rail 5mV/step
PWM3 / ICCMAX	255K	255A
PWM4 / ROSC	71.5K	Fsw:540KHz
PWM5 / ROSCA	71.5K	Fsw:540KHz
PWM6 / ICCMAX_AUXIN	33.2K	34A
PWM1A / ICCMAXA	39.2K	40A

Main Func = +VCCCORE

```
+VCCORE
IPL2 = 93A
Peak Current = 255A (ICCmax)
DC Load line: 2.3mohm
AC Load line: 2.3mohm
Current limit = 329A (OCP)
FSW = 540K Hz
```




www.repairlap.com

Security Classification		Compul Secret Data		Compul Electronics, Inc. PWR +VCC CORE	
Issued Date		Disphered Date		Title PWR +VCC CORE	
2020/03/05		2017/01/06		Size Document Number LA-1631P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND UNCLASSIFIED SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE CUSTOMER OR ANY OTHER PARTY WITHOUT THE EXPRESS WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC.				Date Issued No. of 150	

Main Func = +VCCGT

+VCCGT
IPL2 = 25A
Peak Curren = 40A (ICCmax)
DC Load line: 3.2mohm
AC Load line: 3.2ohm
Current limit = 52A (OCP)
FSW= 540K Hz



www.repairlab.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/03/05	Deciphered Date	2017/01/06	Title	PWR +VCC CORE
THIS SHEET IS A CONFIDENTIAL ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, November 25, 2021
				Sheet	99 of 120
				Rev	0.2

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PWR Reserve for PWR		
				Size	Document Number	Rev
					LA-L613P	0.1
Date: Thursday, November 25, 2021				Sheet	100 of 121	

Main Func = +VCCIN DECOUPLING

Intel ADL-P PDG Rev1.0
+VCC_CORE Output CAP :

CPU Primary Side:
330uF_D2 *3pcs
47uF_0603 *8 pcs



CPU Secondary side:
2.2uF_0402 *8pcs

Compal
+VCCCORE Output CAP :

CPU Primary Side:
330uF_D2 *2pcs
220uF_D7 *1pcs
22uF_0603_low-noise *18pcs

CPU Secondary side:
2.2uF_0402 *8pcs

+VCC_CORE



Intel ADL-P PDG Rev1.0
+VCC_GT Output CAP :

CPU Primary Side:
330uF_D2 *2pcs
47uF_0603 *7 pcs
22uF_0402 *2 pcs



CPU Secondary side:
22uF_0402 *6pcs
10uF_0402 *2pcs

Compal
+VCCGT Output CAP :

CPU primary side:
330uF_B2 *3pcs
22uF_0603_low-noise *16pcs

CPU Secondary side:
22uF_0603_low-noise *7pcs

+VCC_GT




Reserve

www.repairlab.com





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PWR Reserve for PWR		
				Size	Document Number	Rev
					LA-L613P	0.1
Date: Thursday, November 25, 2021				Sheet	102 of 121	





Config	
Vmin	0.3
Vmax	1.3
Vboot	0.75
R1	6.19K
R2	20.5K
R3	2.8K
R4	13.7K
R5	0.274
C	4.7n


	Pull down R	
PWM1/PHTH4	NA	Function Disabled
PWM2/PHTH3	NA	Function Disabled
PWM3/PHTH2	NA	Function Disabled
PWM4/PHTH1	NA	Function Disabled
PWM5/LPC2	10K	CCM Mode
PWM6/LPC1	10K	CCM Mode
PWM7/I2C	26.1K	Address: 0x50
PWM8/SS	26.1K	0.6s



Security Classification		Compal Secret Data		Title	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Compal Electronics, Inc.	
PWR GPU CORE IC-NCP81610		LA-L613P		Rev 0.1	
Date: Thursday, November 25, 2021		Sheet 103 of 121			







GPU	E3 MAX-P	E6 MAX-P	E8 MAX-P
OC	88.1A	88.1A	88.1A
BOM sturcture	GN20E3@	GN20E6@	GN20E8@
PRW24	52.3K	52.3K	52.3K
PRW28	69.8K	69.8K	69.8K
FBVDD output	1.25/1.35V	1.25/1.35V	1.25/1.35V
PRW31	82.5K	82.5K	82.5K

+1.2VS_VGA (GN20E3)
Vout = 1.25/1.35V
TDC 25 A
Peak Current 33 A
OC current 44.9 A
FSW=300KHz


+1.2VS_VGA (GN20E6)
Vout = 1.25/1.35V
TDC 47 A
Peak Current 61 A
OC current 88.08 A
FSW=300KHz

+1.2VS_VGA (GN20E8)
Vout = 1.25/1.35V
TDC 44 A
Peak Current 56 A
OC current 80.12 A
FSW=300KHz

H/S Rds (on) : 5.88m ohm
L/S Rds (on) : 1.36m ohm

Main: MAG LAYERS
 Package: 6.95 x 6.6 x 3
 Idc=35A, Isat=50A
 Rdc=0.85mohm +/-5%
 SH00001Z500


Main: MAG LAYERS
 Package: 6.95 x 6.6 x 3
 Idc=35A, Isat=50A
 Rdc=0.85mohm +/-5%
 SH00001Z500




Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PWR Reserve for PWR		
				Size	Document Number	Rev
					LA-L613P	0.1
Date: Thursday, November 25, 2021				Sheet	109 of 121	

Add a switch circuit to turn off the +12V_VIN if need.



Add a switch circuit to turn off the +12V_VIN if need.



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title PWR +12VP		
THIS SHEET CONTAINS INFORMATION THAT IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				LA-L613P		
				Date:	Thursday, November 25, 2021	Sheet

+VCC_CORE OVP
Vref = Min. , Typ. , Max.
VIN = Min. , Typ. , Max.

+3.3V_PWRSRC_EC



+NVVDD OVP
Vref = Min. , Typ. , Max.
VIN = Min. , Typ. , Max.

+3.3V_PWRSRC_IN

+3.3V_PWRSRC_IN

+3.3V_PWRSRC_EC

AC_UVP_Protect



Security Classification	Compal Secret Data	Title	PWR Smokeless UVP/OVP
Issued Date	2020/02/27	Deciphered Date	2021/12/31
Document Number	LA-L613P	Rev	0.1
Customer	LA-L613P	Date	Thursday, November 25, 2021
Sheet	112	of	121

Reserve

www.repairlab.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-L613P
				Date:	Thursday, November 25, 2021
				Sheet	113 of 121
				Rev	0.1

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size		Document Number	Rev
				LA-L613P		0.1	
				Date: Thursday, November 25, 2021		Sheet 114 of 121	

Reserve

www.repairlab.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size		Document Number	Rev
				LA-L613P		0.1	
				Date: Thursday, November 25, 2021		Sheet 115 of 121	

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	
				LA-L613P		Rev
				0.1		
Date: Thursday, November 25, 2021				Sheet	116 of 121	

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	
				LA-L613P		Rev
				0.1		
Date: Thursday, November 25, 2021				Sheet	117 of 121	

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PWR Reserve for PWR		Rev 0.1
				LA-L613P		
				Date: Thursday, November 25, 2021		
				Sheet	118	of 121

Version Change List (P. I. R. List)

Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	108	GPU_VRAM_PW	2021/06/17	PWR	UP9529 change pull high net of CSP3_FBVDDQ from +5VALW to +5VS_1	Pop PRW11, unpop PRW12	0.1
2	95	+VCCIN_AUX (NCP81270)_PW	2021/06/17	PWR	MLCC downsize	Change PCA3 from SE071150J80(0402) to SE00000TD00(0201)	0.1
3	97	P097_+VCORE IC (NCP81521)_PW	2021/06/17	PWR	Setting PSYS resistor meet system request	Change PRZ03 from SD034205280 (20.5k) to SD000003580 (19.6k)	0.1
4	83	2 Type-C PD Selector_PW	2021/06/17	PWR	Random cannot power on,UE5 VCC0 voltage cannot meet spec.	Change PDS19,PDS20,PDS21 from SCS00000Z00 to SCS00005800. Pop PDS20.	0.1
5	111	+12VP_PW	2021/06/17	PWR	Enable setting no timing contronl change to 0 ohm	Change PR1220,PR1201 from SD034402280 (40.2K) to SD028000080 (0 ohm)	0.1
6	84	DCIN/Back to back_PW	2021/06/17	PWR	Avoid mis trigger smokeless when BARREL_DCIN_EN# high on DC mode Swap AC_DIS and BARREL_DCIN_EN# net	Change net of BARREL_DCIN_EN# from PDS07.2 to PQ9.2 Change net of AC_DIS from PQ9.2 to PDS07.2	0.1
7	98	+VCCCORE_SW_PW	2021/06/17	PWR	0603 resistor used common parts	Change PRZ52,PRZ53,PRZ44,PRZ45,PRZ113 from SD00001RD00 (1/5W) to SD000006T80 (1/10W)	0.1
8	99	+VCCGT_SW_PW	2021/06/17	PWR	0603 resistor used common parts	Change PRG02 from SD00001RD00 (1/5W) to SD000006T80 (1/10W)	0.1
9	108	GPU_VRAM_PW	2021/06/23	PWR	Reserve for thermal derating	Add unpop PCW50,PCW51,PCW52,PCW53 (SE00001JB00)	0.1
10	108	GPU_VRAM_PW	2021/06/23	PWR	Down downgrade plane change from X7R to X6S	PCW1 change form SE00001PGM0 (2.2uF/25V/0603/X7S) to SE00001CJ00 (4.7uF/25V/0603/X6S)	0.1
11	108	GPU_VRAM_PW	2021/06/24	PWR	Jitter is too much during testing	PCW3,PCW5 change form SE075153K80 (0.015uF) to SE00000W210 (0.1uF) PRW2,PRW14 change form SD00000JB80 (1.69k) to SD034274180 (2.74k)	0.1
12	103	GPU_CORE IC-NCP81610_PW	2021/06/25	PWR	NV request GPU I2C net	Add PRV497,PRV498 0ohm for EC_SMB_DA2/EC_SMB_CK2. Change PRV495,PRV496 uppop for reserved SDA_GPU/ SCL_GPU.	0.1
13	97	+VCORE IC (NCP81521)_PW	2021/06/25	PWR	Solve step drop issue	Change IMVP_VR_ON net name to EN_CPU. Change EN_CPU net name to EN_CPU_VR.	0.1
14	95	+VCCIN_AUX (NCP81270)_PW	2021/06/28	PWR	NCP81270 real test adjust by VRTT	Change PRA27 form SD034113380 (113k) to SD034910280 (91k) for AUX Iout gain setting.	0.1
15	97	+VCORE IC (NCP81521)_PW	2021/06/28	PWR	NCP81521 real test adjust by VRTT	PRZ102 changed to 71.5k for ICC*2_MAIN_RAIL turn on PRZ103 changed to 31.6k for GT Iout gain setting PCZ167 changed to 150p for GT CSCOMPA/CSSUMA compensate adjust PRZ04 changed to 127k for Iccmax resistance setting PCZ08 changed to 150p for IA CSS/SR compensate adjust PRZ16 changed to 178k for GT CSS/SR compensate adjust PRZ34 changed to 29.4k for IA Iout gain setting PRZ09 changed to 4.75k for IA VCC/SS compensate adjust	0.1
16	83	2 Type-C PD Selector_PW	2021/06/28	PWR	Reserve LDO co-lay circuit	Reserve co-lay circuit for 2nd RT9069 LDO PRS973,PRS974 add 0 ohm 0402 SA00000ES010 (AP2205@), SA000008AU00 (RT9069@) BOM change	0.1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	PWR PIRI
THIS SHEET IS AN UNCLASSIFIED DRAWING OF THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-I613P
				Date:	Thursday, November 25, 2021
				Sheet	119 of 121
				Rev	0.1

Version Change List (P. I. R. List)

Page 2

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
17	97	+VCORE IC (NCP81521)_PW	2021/06/17	PWR	Down downgrade plane change from X7R to X6S	Change PCZ11,PCZ14 form SE00001MT00 (X7R) to SE000013J00 (X6S)	0.1
18	83	2 Type-C PD Selector_PW	2021/06/17	PWR	Unify material	Change PDS08,PDS16,PDS17,PDS10 SCS00002G00 to SCS00000Z00.	0.1
19	84	DCIN/Back to back_PW	2021/06/17	PWR	Unify material	Change PDS09,PDS07 SCS00002G00 to SCS00000Z00.	0.1
20	101	CPU Decoupling CAP_PW	2021/07/06	PWR	Follow vender modification for +VCCGT power solution	Unpop PCG132.	0.1
21	88	+5VALWP_2_PW	2021/07/02	PWR	DDR5 PMIC leakage issue	Change PR515 form SD028300380(300k) to SD028000080(0ohm) pop Uppop PR510 Pop PR511,PR512,PR514	0.1
22	84	DCIN/Back to back_PW	2021/07/08	PWR	The manufacturer does not provide	Change PQ3211 form SB00001SM00 to SB00001SN00	0.1
23	96	+VCCIN_AUX DECOUPLING_PW	2021/07/08	PWR	PI simulation VCC_AUX fail on 2.5MHz~5MHz	Add PCA117,PCA116,PCA118,PCA119 (SE00001BY00)	0.1
24	101	CPU Decoupling CAP_PW	2021/07/08	PWR	PI simulation VCC_GT fail on 1.5MHz~4MHz	Add PCG139,PCG134,PCG135,PCG136,PCG137,PCG138 (SE00001BY00)	0.1
25	88	+5VALWP_2_PW	2021/07/12	PWR	Reserved 0ohm for PM_SLP_S4#	Uppop PR516(0ohm) SD028000080	0.1
26	97	+VCORE IC (NCP81521)_PW	2021/08/16	PWR	VCORE H_PROCHOT#	Pop PRZ15 for H_PROCHOT#	0.2
27	103	GPU_CORE IC-NCP81610_PW	2021/08/16	PWR	For GN20-E5 change GN20-E6, GN20-E7 change GN20-E8 OCL/OCF design	Bom Structure (GN20E5@) PR1028,PR1029,PR1037 change (GN20E6@) PR1028,PR1029,PR1037 Bom Structure (GN20E7@) PR1028,PR1029,PR1037 change (GN20E8@) PR1028,PR1029,PR1037 (GN20E6@) PR1029 change SD000009K00 to SD000009R00 (GN20E6@) PR1037 change SD00000WW00 to SD034309380 (GN20E8@) PR1029 change SD034432280 to SD00000H880 (GN20E8@) PR1037 change SD034332380 to SD034261380	0.2
28	108	GPU_VRAM_PW	2021/08/16	PWR	For GN20-E5 change GN20-E6, GN20-E7 change GN20-E8 OCL/OCF design	Bom Structure (GN20E5@) PRW24,PRW28 change (GN20E6@) PRW24,PRW28 Bom Structure (GN20E7@) PRW24,PRW28 change (GN20E8@) PRW24,PRW28 (GN20E6@) PRW24 change SD034511280 to SD034523280 (GN20E6@) PRW28 change SD034715280 to SD034698280 (GN20E8@) PRW24 change SD034499280 to SD034523280 (GN20E8@) PRW28 change SD034750280 to SD00000B180 PRW31 unpop by BOM control Add (GN20E3@) PRW31(SD000002780) Add (GN20E6@) PRW31, (GN20E8@) PRW31 (SD00000H880)	0.2
29	85	CHARGER-ISL9241_PW	2021/08/17	PWR	DVT1.1 change, incomplete substitute with EE, main and 3rd swap	PUB3 Change from SA00001DG90 to SA0000BJ100.	0.2
30	97	+VCORE IC (NCP81521)_PW	2021/08/17	PWR	Follow vender modification for NCP815221 PD0 power solution	PRZ74,PRZ14,PRZ20,PRZ18,PRZ116 change from 80.6K(SD014806280) to 150K(SD014150380) PRZ34 change from 29.4K(SD034294280) to 35.7K(SD000007D00) PRZ77 change from 64.9K(SD034649280) to 41.2K(SD000009K00) PUZ01 NCP81521 change from PC0(SA00000ELJ10) to PD0(SA00000ELJ20)	0.2
31	112	Smokeless UVP/OVP_PW	2021/08/24	PWR	OCF/UVP design change	PR3071 change 464K(SD034464380) to 200K(SD034200380) PR3068 change 93.1K(SD034931280) to 30.1K(SD034301280) PR3005 change 196K(SD034196380) to 140K(SD034140380)	0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	PWR PIR2
THIS SHEET IS AN UNCLASSIFIED DRAWING AND IS NOT THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT MAY BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-L613P
Date:	Thursday, November 25, 2021	Sheet	120	of	121
Rev	0.1				

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
32	88	+5VALWP_2_PW	2021/08/31	PWR	Reserved 0ohm for SYSON	Uppop PR517(0ohm) SD028000080	0.3
33	97	+VCORE IC(NCP81521)_PW	2021/09/02	PWR	Net mane different, Unify net mane	PUZ01.27 net mane change from PWM1A / ICCMAXA to PWM1A_CPU / ICCMAXA PUG01.1 net mane change from PWM1A / ICCMAXA to PWM1A_CPU / ICCMAXA	0.3
34	89	DDR(RT8231B)_PW	2021/09/11	PWR	For RF Layout Modify	Add PCM27,PCM28,PCM29 (SE00000TD00)	0.3
35	96	+VCCIN_AUX DECOUPLING_PW	2021/09/11	PWR	For RF Layout Modify	Add PCA120,PCA121,PCA122 (SE00000TD00)	0.3
36	108	GPU_VRAM_PW	2021/09/14	PWR	AOZ5332 footprint modify	Delete PUW2,PUW3 pin2 pin13	0.3
37	108	GPU_VRAM_PW	2021/09/27	PWR	Lack of material, change to 2nd source parts	PCW16,PCW31 change SE00001MT00 to SE00001MTM0	0.3
38	108	GPU_VRAM_PW	2021/09/27	PWR	For GN20-E6, GN20-E8 Memory specifications	E6, Vout=1.25/1.35V, PRW31 change 54.9Kohm(SD00000H880) to 82.5Kohm(SD000002780) E8, Vout=1.25/1.35V, PRW31 change 54.9Kohm(SD00000H880) to 82.5Kohm(SD000002780)	0.3
39	108	GPU_VRAM_PW	2021/11/15	PWR	VRAM GN20-E3, GN20-E8 OCL setting follow GN20-E6 specifications	(GN20E3@) PRW24 change 47.5Kohm(SD034475280) to 52.3Kohm(SD034523280) (GN20E3@) PRW28 change 82.5Kohm(SD000002780) to 69.8Kohm(SD034698280) (GN20E8@) PRW28 change 82.5Kohm(SD000002780) to 69.8Kohm(SD034698280)	0.4
40							
41							
42							
43							
44							
45							
46							
47							
48							

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2020/02/27	Deciphered Date	2021/12/31	Title	PWR_PIR3	
THIS SHEET CONTAINS INFORMATION THAT IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-I613P	Rev 0.1
				Date:	Thursday, November 25, 2021	Sheet 121 of 121